NUVACORE builds for the stratosphere. Maximum performance. Absolute area efficiency. No compromise. A general-purpose CPU core designed to excel everywhere, from core infrastructure to advanced AI systems, including the continuous demands of agentic computing. Backed by Sequoia.
About the role
As a Custom Memory Design Engineer, you will participate in the following : Own schematic development and characterize custom memories (SRAM, register files) to optimize PPA at advanced process nodes.
What they're looking for
- Hold a BS or MS degree with 8+ years of experience in custom memory circuit design - SRAMs, and/or Register files
- Hands-on transistor-level circuit design experience with combo cells, sequential logic in static/dynamic logic families, as well as memory arrays — bit cells, sense amps, decoders — in advanced CMOS nodes
- Deep knowledge of SPICE simulations, SRAMs / Register File circuit margins, and special memory cells architecture
- Proficient with industry-standard EDA tools for schematic, layout, extraction, and characterization, applied to custom memory design workflows
- Demonstrated track record delivering production-level custom memory IP through tape-out, with silicon-validated PPA in high-volume products
- Deep understanding of end-to-end signoff for custom memories — DRC/LVS/antenna, extraction, Spice margins, STA, EM/IR — and characterization flows spanning timing, power, and noise
More about this role
Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As a member of the CPU-specific custom circuit design team, you will enable the design to achieve the target PPA specifications for the product.
As a Custom Memory Design Engineer, you will participate in the following :
Own schematic development and characterize custom memories (SRAM, register files) to optimize PPA at advanced process nodes.
Supervise layout implementation, defining macro floor planning, critical routing specifications, and driving physical design verification (PDV) closure.
Own end-to-end memory IP signoff: schematic and layout through DRC/LVS/antenna, parasitic extraction, and characterization (timing, power, and noise in Liberty/CCS format) across PVT corners, meeting target PPA commitments.
Partner with Foundry/PDK, CAD, Physical Design, RTL and DFT teams to benchmark new process technology, validate IP on testchips, and co-optimize custom memories for downstream design PPA.
Collaborate closely with RTL, providing explicit custom memory functional specifications, timing behaviors, and state definitions to support accurate RTL modeling.
Define and drive...
Browse similar: AI jobs · AI startup jobs · Startup jobs