Startups

Standard Cell Design Lead

Substrate · San Francisco · On-site

← All jobs
About Substrate

Substrate is building America. Backed by General Catalyst.

About the role

Lead standard cell library development including logic gates, flip-flops, and complex cells Optimize cell layouts for power, performance and area across Vth’s and drive strengths

What they're looking for

  • 10+ years experience in standard cell design, library development and characterization
  • Deep understanding of standard cell architecture, layout, and optimization strategies
  • Strong background in cell characterization and Liberty timing model generation
  • Experience with layout tools (Cadence Virtuoso, Synopsys Custom Compiler, or similar)
  • Proficiency with characterization tools and SPICE simulation for timing/power analysis
  • Proven ability to balance area, performance, and power trade-offs in cell design
More about this role

Substrate is addressing one of the most important technological problems facing the United States. At the intersection of advanced manufacturing and cutting-edge physics, we are developing technologies that will reshape the semiconductor industry and strengthen America's technological leadership. We are a team of world-class scientists, engineers, and technical experts building technology for the United States.

As a Standard Cell Design Lead, you will develop and optimize standard cell libraries while leading cell characterization and library validation efforts. This role requires deep expertise in digital cell design, layout, and timing characterization combined with strong understanding of library requirements for digital design flows. You will work across multiple locations including external fabrication facilities. This is a full-time, onsite position.

Lead standard cell library development including logic gates, flip-flops, and complex cells

Optimize cell layouts for power, performance and area across Vth’s and drive strengths

Characterize cell library including timing, power, and noise analysis for library models

Develop Liberty (.lib) timing files and LEF physical...

Read the full posting on Substrate's site ↗

Engineering

Build your edge while you search

Free tools for founders and investors, plus VC Unfiltered, our take on startups, venture and the people who build them.