Startups

SOC Design Verification Lead

Velaura AI · Santa Clara, CA · On-site

← All jobs
About Velaura AI

Backed by MVP Ventures.

About the role

We are looking for an experienced verification leader to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads.

What they're looking for

  • 12 or more years in design verification, including significant SoC level experience
  • Experience leading SoC verification across multiple projects through sign off and tape out
  • Experience building and leading a team of verification engineers
  • Experience with SystemVerilog, UVM, C and C++ and coverage driven verification at system level
  • Experience managing simulation flows on CPU based SoCs such as ARM or RISC-V
  • Knowledge of IO and memory subsystem IP such as PCIe and LPDDR5 or LPDDR6
More about this role

We are looking for an experienced verification leader to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness, performance, reliability and safety of the design, from individual RTL blocks through complete hardware and software systems running real workloads.

This role leads system level verification. You will own the SoC verification plan and carry it through sign off and into tape out, covering boot and root of trust, clock and reset topology, low power behavior, and the IO and memory subsystems. You will set technical direction for a small team while staying hands on in the environment yourself.

  • Own the SoC level verification strategy, plan and execution for the Velaura Physical AI SoC.
  • Build and lead a team of SoC verification engineers, setting technical direction and reviewing their work.
  • Define the SoC verification architecture and environment, and stay hands on in the code.
  • Coordinate verification across boot and security, clock and reset, low power, and the IO and memory subsystems.
  • Define sign off criteria and...

Read the full posting on Velaura AI's site ↗

DV

Build your edge while you search

Free tools for founders and investors, plus VC Unfiltered, our take on startups, venture and the people who build them.